Simulation and Synthesis Model of SPI Bus Using Verilog HDL. jier 2025, 5 (4).